Silicon Design Lead
OpenAIRemoteposted 6h ago
- PayUSD / yr
- $287k – 485k
- Where
- Remote (US)
- Posted
- Nov 4
- 6 hours ago
- Type
- Full-time
- Setup
- Remote
At a glance
Lead the architecture, microarchitecture, and implementation of secure silicon IP and subsystems powering AI hardware platforms, balancing performance, power, area, and security from design through validation.
Summarized by AI from the original posting
What you'll do
- Own architecture, microarchitecture, and implementation of silicon IP and subsystems
- Define hardware interfaces, data flows, and microarchitectural tradeoffs
- Translate security architecture, requirements, and threat models into hardware capabilities
- Design and integrate hardware security mechanisms
- Evaluate architectural and implementation tradeoffs
- Collaborate on subsystem design, integration, and validation
- Review and contribute to RTL implementations
- Evaluate third-party IP and drive solutions across subsystem boundaries
Requirements
- 01Experience owning hardware IP or subsystem designs from architectural definition through implementation and integration
- 02Experience implementing hardware security features
- 03Ability to translate functional and security requirements into hardware architectures
- 04Working knowledge of RTL design and coding proficiency in Verilog or SystemVerilog
- 05Ability to evaluate performance, power, area, and complexity tradeoffs
- 06Cross-functional collaboration across security, silicon architecture, RTL, verification, firmware, and software teams
- 07Broader SoC-level architecture or integration experience preferred
Skills
Full description
About the Team
OpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. Building on efforts like Jalapeño, the team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform.
About the Role
We’re looking for a Silicon Design Lead to drive architecture, microarchitecture, and implementation of key IP and subsystems for our AI hardware platforms. You will translate functional, performance, and security requirements into efficient silicon designs, owning technical decisions from architectural definition through implementation and integration.
Part of this role will focus on hardware security implementation in close partnership with OpenAI’s Security team. While the Security team owns the overarching security architecture and requirements, you will translate those requirements into silicon microarchitecture and implementation, balancing security capabilities with performance, power, area, and design complexity. The other part of this role will focus on driving general silicon architecture/microarchitecture.
In this role, you will:
Own architecture, microarchitecture, and implementation of silicon IP and subsystems, from requirements and design specifications through integration and validation.
Define hardware interfaces, data flows, and microarchitectural tradeoffs to meet functional, performance, power, and area requirements.
Partner closely with OpenAI’s Security team to translate security architecture, requirements, and threat models into implementable hardware capabilities.
Design and integrate hardware security mechanisms, including encryption, key management, access controls, isolation, and data protection across silicon subsystems.
Evaluate architectural and implementation tradeoffs to ensure security capabilities meet functional and performance requirements.
Collaborate with silicon architects, RTL, verification, firmware, and software teams to drive subsystem design, integration, and validation.
Review and contribute to RTL implementations, ensuring designs align with architectural intent and system requirements.
Evaluate existing and third-party IP, identify architectural or implementation gaps, and drive solutions across subsystem boundaries.
You might thrive in this role if you:
Have strong experience in silicon IP or subsystem-level architecture, microarchitecture, and implementation.
Have owned hardware IP or subsystem designs from architectural definition through implementation and integration.
Have experience implementing hardware security features such as memory encryption, key management, access controls, isolation, or secure boot.
Understand how to translate functional and security requirements into hardware architectures, interfaces, and microarchitectural specifications.
Have working knowledge of RTL design and coding proficiency in Verilog or SystemVerilog, with the ability to read, review, and contribute to RTL.
Can evaluate performance, power, area, and complexity tradeoffs across silicon designs.
Work effectively across security, silicon architecture, RTL, verification, firmware, and software teams to drive designs from concept through execution.
Ideally, have broader SoC-level architecture or integration experience, though deep IP or subsystem-level expertise is sufficient.
To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.
About OpenAI
OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.
We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.
For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement.
Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.
To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.
We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.
OpenAI Global Applicant Privacy Policy
At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.
Compensation: $287K - $485K